Abstract. The high room-temperature carrier mobilities which have recently been observed for both electrons and holes in Si/SiGe heterostructures and the possibility of further improvements offer the prospect of silicon-based field effect transistors (FETs) with performances matching those of bipolar transistors and III-V modulation-doped FETs. In this article the electrical properties of this semiconductor system and the associated materials challenges are discussed, and some of the more important device applications are reviewed.
Introduction
The unique physical and chemical properties of the Si/SiO 2 system have led to its dominant position in microelectronics.
This has occurred in spite of the comparatively low electron and hole mobilities in Si and in particular Si metal-oxide-semiconductor (MOS) field effect devices. The emerging SiGe heterostructure technology now offers the possibility of extending the reach of Si MOS technology into areas of high speed and low power which were previously the preserve of III-V and bipolar devices. Current best room-temperature mobilities in SiGe strained layer structures are 2 600-3 000 cm 2 V −1 s −1 for electrons [1] and 1 400-1 850 cm 2 V −1 s −1 for holes [2] at carrier sheet densities of the order of 10 12 cm −2 , compared to 500 and 100 cm 2 V −1 s −1 respectively for bulk Si MOS [3] , and there are good prospects for further and significant gains. Also, hole effective masses in strained Ge channels are lower than in the GaAs/GaAlAs high electron mobility transfer (HEMT) structures and therefore offer superior hole transport properties.
In this article we survey the electrical properties of SiGe/Si strained layer systems in the context of their possible applications in field effect transistors (FETs). The fully pseudomorphic Si/SiGe/Si sandwich configuration, for its role in p-channel FETs is discussed first, both for its simplicity and, because it has received most attention from device laboratories, is most readily incorporated into a Si processing line and is therefore likely to be in the first generation of SiGe FET technology. Strained Si, SiGe and Ge channels on relaxed strain-tuning SiGe alloys ('virtual substrates') offer further and exciting possibilities, including high electron mobilities and the highest hole mobilities, and these are treated next.
We discuss some of the various approaches to the production of commercially viable virtual substrates, without which these latter heterostructures will remain academic curiosities. The article also deals briefly with the improvements in materials quality which are needed to realize the full potential of this important new semiconductor system.
Strained layer quantum wells
Ge incorporation leaves the Si band structure intact for concentrations up to 85%, but produces significant reductions in the band gap energy and in the electron and hole effective masses. SiGe has the same crystallographic structure as Si (over the entire composition range) but its lattice constant is larger, by 4.2% for pure Ge. Epitaxial growth technologies have been developed which make possible the growth of coherent Si/Si 1−x Ge x /Si structures, where the in-plane SiGe lattice spacing exactly matches that of Si. The SiGe lattice is distorted from its equilibrium cubic symmetry; it is under biaxial compression in the plane and is elongated in the growth directiona so-called tetragonal distortion. There are, however, certain limitations on the SiGe thickness of such a structure and those depend on the Ge concentration in the alloy. Below a certain thickness, the 'equilibrium' critical thickness t e which depends on x, the Si/Si 1−x Ge x /Si structure contains few extended crystallographic defects and has crystallographic stability at all temperatures below the melting point [4] . The dependence of t e on Ge composition is shown in figure 1 . It is found that the pseudomorphic strained layer can be extended to much higher thicknesses provided the material quality is high (e.g. free of precipitates) and limitations are put on growth and processing temperatures [5] . The maximum thickness of the SiGe layer before it then starts to relax towards its bulk (equilibrium) lattice spacing, the 'metastable' critical thickness t m , depends on growth temperature and is given Figure 1 . Maximum thicknesses of strained SiGe alloys grown on Si(001) substrates. The upper curve is the metastable critical thickness t m for growth at 500
• C, the lower curve is the equilibrium critical thickness t e . After Houghton [5] . E V and E C , for pseudomorphic Si 1−x Ge x layers on (100) Si [6] . The valence band edge in the alloy always lies above that in silicon ( E V > 0) forming a hole quantum well in the Si/SiGe/Si sandwich configuration. in figure 1 for a growth temperature of 500
• C. For growth at 900
• C t m approaches t e . There is a significant difference between t e and t m at lower growth temperatures which, for example, in the case of Si 0.7 Ge 0.3 alloys enables an increase of over an order of magnitude in the available thickness for device exploitation. This grown-in metastability is a vital ingredient for the exploitation of SiGe in Si devices.
Two critical parameters which influence what can and cannot be done with Si/SiGe/Si heterostructures are the valence and conduction band offsets [6] . For fully coherent structures, it turns out that most of the band gap energy difference between SiGe and Si is achieved by shifts in the valence band edge energy over the entire composition range. This is shown in figure 2 which gives theoretical values of valence and conduction band offsets, produced by strain and deduced from the appropriate deformation potentials. Quantum confinement has not been included, but this will also play a role which will depend on the particular device/layer configuration, an example of which is given in section 3.1. The valence band offset E V between Si and SiGe increases nearly linearly with Ge concentration as 0.74x, in good agreement with experiment [12] . [7] , and produces a quantum well for holes. The conduction band offset E C in contrast is relatively small, but recent measurements indicate a type-II conduction band edge alignment rather than the type-I shown in figure 2 .
In order to obtain suitable values of conduction band offsets E C , strained silicon layers are grown on relaxed Si 1−y Ge y virtual substrates. The silicon experiences a biaxial tensile strain, giving a quantum well for electrons. As far as we are aware, there have been no detailed investigations into the critical thickness of the Si layer for a range of values of y. However, measurements by Abstreiter [6] suggest that the metastable critical thickness for strained layers in a Si/SiGe system is a universal function of lattice misfit (i.e. does not depend on the sign of the strain). Assuming that this is indeed the case, the critical thickness t m for the strained Si layer may be obtained from figure 1 by taking the abcissa to the mean Ge concentration in the virtual substrate. The calculated value of the conduction band offset E C , produced by strain but not including the effects of confinement, is 0.45y [8] . Experimental values of E C are few, and are somewhat larger. For example, Stern and Laux [9] find E C = 0.18 eV for y = 0.3. . An example of a 'normally' doped Si/SiGe/Si 2DHG structure and the valence band edge profile. E A is the boron activation energy in Si, E O the lowest lying 2DHG energy level, L S the dopant set-back distance and E V is the valence band offset energy.
SiGe p-channel heterostructures
The low hole mobility in Si means that the transconductance of the pMOSFET is typically a factor of four lower than the nMOSFET for a channel length of 10 µm and two for a length of 0.2 µm [10] . This n/p asymmetry reduces the speed of complementary MOS (CMOS) circuitry and because of the need to have a wider gate for the p-channel, the packing density. There is considerable interest in the possibility of overcoming this limitation by incorporation of a SiGe strained layer into a pMOS structure, to give band structure modifications and corresponding increases in hole mobility and high-field drift velocity. Advantages might also acrue from separation of the carriers from the SiO 2 /Si interface which is a major source of scattering by interface charge, roughness and possibly interface phonons.
Fully coherent Si/Si x Ge 1−x /Si structures
It has been known for many years that the effect of uniaxial tensile stress on the heavy hole and light hole bands in silicon is to raise the energy of the heavy hole states and lower the energy of the light hole states, with a mass reversal in the plane perpendicular to the stress axis, figure 3 . Built-in biaxial compressive strain in the Si/SiGe/Si sandwich structure produces similar effects, the reduction in 'heavy' hole mass and the band splitting promoting high hole carrier mobilities, the latter through suppression of elastic scattering events and even inelastic non-polar optical scattering (which is important in bulk unstrained material) at high enough values of strain [11] . The small thickness of the strained layer means that quantum confinement effects may also be important. For [13] [14] [15] and Wong et al [16] .
example, figure 4 shows the splitting of the light hole (LH) and heavy hole (HH) subbands by strain and confinement in a Si/Si 0.5 Ge 0.5 /Si quantum well of width 10 nm [12] . In structures suitable for field effect applications the quantum well is most often approximately triangular in shape, as in the case of the modulation doped structure shown in figure 5 .
In figure 6 we show Shubnikov de Haas (SdH) and cyclotron resistance (CR) measurements of effective mass m * as a function of carrier sheet density [13] [14] [15] [16] . The results provide evidence of significant band non-parabolicity, which is nevertheless reduced as the germanium content is increased. The carrier sheet density dependence is associated with an energy variation of effective mass and means that low-temperature measurements of m * must be used with care in interpreting room-temperature carrier mobility data. Figure 7 shows our measurements [13] [14] [15] [16] and those of other workers [17] [18] [19] [20] [21] plotted as a function of E F / , where E F is the Fermi energy and is the LH/HH splitting. The trend is what would be expected from theory but there is a large amount of scatter in the results, which is due, we believe, to some of the samples not being fully strained and which, if so, would give rise to degradation of carrier mobility.
The 4 K mobilities [22] [23] [24] in modulation doped structures for which the doping is in the silicon capping layer, the 'normal' configuration, are shown in figure 8 . At low carrier sheet densities the mobility is limited •, Whall et al [13] [14] [15] ; , Wong et al [16] ;
, Cheng et al [17] ; •, Kiehl et al [18] ; , Wang et al [19] ;
♦, Fang et al [20] ; , People et al [21] .
by interface charge scattering and a theoretical fit [25] enabled us to deduce the density of interface charge with a high degree of confidence based on the good agreement we obtain with Schottky barrier capacitance-voltage (CV) Figure 8 . 4 K mobilities [22] [23] [24] of the 2DHG in remote doped Si/Si 1−x Ge x /Si (normal structure).
•, x = 0.05-0.1; , x = 0.13; , x = 0.2; · · · · · · theory, interface charge scattering; ----theory, interface roughness scattering; -· -theory, alloy scattering; --theory, overall effect of scattering.
measurements [7] on similar samples, figure 9 . For high sheet densities we assumed that the mobility is dominated by interface roughness with a Gaussian distribution, characterized by a root mean square (RMS) height and correlation length . The parameter corresponds to the condition k F ≤ 1, where k F is the Fermi wavevector, which is deduced from SdH measurements of the quantum lifetime [13] [14] [15] . Alloy scattering was calculated using a value for the alloy scattering potential of 0.27 eV obtained by Manku et al [26] , from an analysis of bulk data and from measurements on SiGe heterojunction bipolar transistor (HBT) structures where the complicating effects of interface scattering are absent.
A more detailed examination of the carrier sheet density dependence of the 4 K mobility has been carried out by Lander et al [27] on an enhancement mode MOS gated Si/Si 0.8 Ge 0.2 /Si device and the results are shown in figure 10 . Our previous analysis of the data obtained on modulation doped structures (figure 8) was based on the approximate analytic formula given in Gold and Dolgopolov's paper [28] . In the new work [27] full numerical integrations of their formulae were carried out. Satisfactory agreement with interface roughness and interface charge scattering calculations is obtained with the Figure 9 . Si/Si 1−x G x Si interface charge density extracted from CV measurements. After Brighten et al [7] .
•, x = 0.03; , x = 0.08; •, x = 0.1; , x = 0.12; , x = 0.14.
parameters given in the caption to figure 10. A further scattering mechanism discussed by Feenstra and Lutz [29] , in which lattice relaxation gives rise to roughening at the top interface and fluctuations in the valence band edge and which may be calculated knowing the appropriate deformation potential, has also been considered. The contribution of alloy scattering is comparatively small. All the above calculations assume isotropic energy surfaces which are justified on the basis of the small values of the Fermi energy (< 10 meV) and on the basis that carrier sheet densities deduced from capacitance and Hall effect measurements indicate a Hall scattering factor close to unity.
The pMOS structure in question does not have a particularly high value of peak 4 K mobility which has been found to be as much as 6 000 cm 2 V −1 s −1 in Si 0.8 Ge 0.2 strained layers of uniform composition [23] . We have obtained hole mobilities approaching 20 000
at 0.35 K in a Si 0.87 Ge 0.13 alloy [30] . This mobility is the highest value reported and was obtained by growing at an optimum growth temperature as illustrated in figure 11 [24] . The mobility falls at high growth temperatures, presumably because of the tendency of the surface to roughen in order to relieve the strain. At low temperatures another form of roughness is expected to set in, due to low adatom mobility. We speculate below that the mobility maxima shown in the figure result from a combination of these effects, together with a possible increase in hetero-interface charge at low growth temperatures (see below). The room-temperature effective mobility of a MOS device, obtained from the drain conductance in the ohmic region [31] , whose 4 K mobility has been discussed above, is shown in figure 12 . In view of the comparatively modest low-temperature results (see above), further improvements in room-temperature mobility are expected once the processing conditions have been optimized. Nevertheless these are, to the best of our knowledge, the highest values reported to date for a Si/Si 0.8 Ge 0.2 /Si structure of uniform composition. There are several other reports in the literature of worthwhile improvements in device performance compared to silicon controls. We will mention only one device here, since it incorporates most of the developments mentioned elsewhere in the literature. The device was fabricated by Voinigescu et al [32] and is based on the Si/SiGe/Si layer sequence shown in figure 13 . A triangular graded Ge profile is used to maximize carrier confinement for a given amount of deposited Ge. An n+poly-Si gate is used to suppress conduction in the silicon cap together with a p+ delta-doped layer beneath the SiGe channel which sets the threshold voltage. The device was fabricated in a silicon CMOS-compatible local oxidation of silicon (LOCOS) process. Low-field 300 K hole mobilities of 230 cm 2 V −1 s −1 and greater than 400 cm 2 V −1 s −1
were measured for devices with peak Ge concentrations of 40% and 50% respectively. The authors compare these results with typical mobilities of 150 cm 2 V −1 s −1 in Si pMOSFETs. For a germanium concentration of 40% and a 3 µm channel length they found a factor of two improvement in 300 K transconductance as compared to a Si control fabricated on the same chip.
While the results mentioned are very encouraging, theoretical calculations [11] indicate that substantially higher room-temperature mobilities are possible in fully pseudomorphic Si/SiGe/Si heterostructures. We believe that improvements in growth and doping techniques will take us a long way towards this goal.
The issue of alloy scattering in these materials is controversial, but the weight of evidence suggests that materials quality and in particular interface quality are the dominant factors limiting mobility in current materials. Thus, for example, Goto [33] found no 1/x(1 − x) dependence of mobility in pseudomorphic Si/Si 1−x Ge x /Si Figure 11 . 4 K hole mobility versus growth temperature for various Si/Si 1−x Ge x /Si structures. T a , alloy growth temperature; T cap , cap growth temperature. , x = 0.2, n s = 3 × 10 11 cm −2 ; , x = 0.12-0.14, n s = 3 × 10 11 cm −2 ;
•, x = 0.06-0.08, n s = 6 × 10 10 cm −2 . After Basaran et al [24] .
structures with x = 0.2, 0.5 and 0.7. Similar results were found by Voinigescu [32] . Measurements [34] on bulk strained SiGe alloys also support this view, showing increases in drift mobility for Ge fractions as low as x = 0.1.
For submicron devices knowledge of not only the low-field mobility but also the high-field drift velocity is important [36, 37] . Hinckley et al [38] calculated the 300 K high-field in-plane drift velocities in bulk strain Si 1−x Ge x Figure 12 . Effective mobility of a Si 0.8 Ge 0.2 pMOSFET at 300 K. After Lander et al [31] . Also shown are the data for a Si pMOSFET [3] . alloys and found significant increases as compared to bulk Si, figure 14 (see also Yamada and Ferry [39] ). The experimental data of Hinckley's group [40] do not seem to bear out their theoretical predictions, but this appears to be due to the fact that they used too large a value for the roomtemperature Hall scattering factor [31, 34, 35] . Cheon et al [41] looked at a modulation doped Si 1−x Ge x structure with a trapezoidal compositional profile and peak concentration x = 0.2 and reported a 4 K mobility of 10 400 cm 2 
at a carrier sheet density of 1.1 × 10 12 cm −2 . Their room-temperature velocity field characteristics show an enhancement as compared with Si (figure 15), in qualitative agreement with the predictions of Hinckley et al [38] .
Structures on a virtual substrate
In this case a relaxed SiGe buffer layer is grown on a silicon (and more rarely a germanium) wafer to form a virtual substrate having a different lattice constant from the wafer. Strained Si 1−x Ge x layers of high Ge content 0.5 ≤ x ≤ 1 are then grown on this buffer layer. Compressive strain in the 'pure' Ge channel should decouple the LH and HH subbands giving a HH zone-centre in-plane mass of 0.06 with the HH band lying lowest in hole energy. Xie et al [42] measured m * = 0.04 m 0 at a low carrier sheet density, in reasonable agreement with this theoretical estimate. However, Engelhardt et al [43] reported m * = 0.14 at a carrier sheet density of 1 × 10 12 cm −2 , which provides evidence of significant band non-parabolocity. The low masses should lead to record mobilities in the Ge channel and, indeed, 4 K mobilities of 18 000 cm 2 V −1 s −1 in the normal and 55 000 cm 2 V −1 s −1 in the inverted structure have been observed [44] . The fact that these mobilities are not greater than, but in fact are considerably less than, the current record electron mobilities in the strained silicon channel [45] has been attributed to roughness at the (upper) interface between the Ge and the SiGe layer. König and Schäffler [46] figure 17 ) [47] . It is found once again that higher mobilities are obtained when the doping is placed under the channel (inverted configuration) rather than in the capping layer.
Arafa et al [48] fabricated the Schottky barrier pMODFET structure shown in figure 18 . For a gate length of 0.7 µm they obtained a transit frequency f T of 9.5 GHz. However, the most spectacular results for SiGe heterostructures to date have recently been reported for a 0.1 µm channel length MODFET device having a similar layer structure [49] . A transit frequency f T of 53 GHz and a maximum oscillation frequency f MAX of 70 GHz were found.
An approach which may have advantages for CMOS applications is to confine both the electrons and holes to strained silicon channels with enhanced carrier mobilities in each case. Nayak et al [50] have grown a strained Si channel on a uniform Si 0.75 Ge 0.25 buffer, and have found a 50% improvement in hole mobility as compared to an identically processed Si pMOSFET. Although the effective mass should be lower in this system as compared to bulk silicon (the theoretical zone-centre decoupled value for light holes which lie lowest in hole energy for biaxial tensile strain is approximately 0.2) it is not clear as yet that it Figure 18 . p-channel MODFET in which a strained graded Si 1−x Ge x channel, with 0.55 < x < 0.7, is grown on a relaxed Si 0.7 Ge 0.3 buffer, with associated valence band edge (E V ) profile. After Arafa et al [48] . Figure 19 . Schematic diagram of a strained Si pMOSFET design with three different terminating Ge compositions (x ). After Rimer et al [52] .
will be lower than that of the Si pMOS two-dimensional hole gas (2DHG) for reasonable carrier densities. It also shares with conventional Si devices the desirable feature of HH-LH band splitting. In both structures the carriers are located at the SiO 2 /Si interface, so that scattering by interface phonon modes, which arise because of a difference in elastic constants, might be a problem [51] . Further work on a strained Si pMOS has been carried out by Rimer et al [52] . Their device is shown in figure 19 . It yields a factor of 1.8 improvement in peak effective mobility as compared with a strained silicon control (175 cm 2 V −1 s −1 ) for a virtual substrate content of y = 0.29.
n-channel heterostructures
Figures 20 and 21 are concerned with modulation doped [53] and MOS gated structures [54] in which strained Si is grown on a relaxed Si 1−y Ge y buffer layer. The resulting conduction band edge profile in the modulation doped structure is shown in figure 20 . In the presence of biaxial tensile strain in the Si the twofold degenerate ( 2 , g = 2) valleys have their transverse effective masses parallel to the interface lowered in energy, whereas the fourfold degenerate ( 4 , g = 4) valleys are raised in energy. The average effective mass is thus decreased to approximately 0.2 m 0 , as can be seen by inspection of the constant energy surfaces (figure 21) and this, coupled with the supression of intervalley scattering, enhances the electron mobility. Referring again to figure 21, which is relevant to both modulation doped and MOS gated enhancement mode structures, we note that quantum confinement produces similar but smaller effects to strain. The first demonstration that strain could produce a conduction band misalignment was made as early as 1985 by Abstreiter et al [55] . Electrons were found to be confined to the Si channel with a measured effective mass of 0.19 m 0 as expected from the above picture of the band splittings. The effective mass in such a structure was measured in more detail by Murphy et al [56] , who found m * = 0.195 ± 0.004 m 0 and this value exhibited only a small (3%) decrease as the carrier density was lowered from 4.1 to 1.6 × 10 11 cm −2 . They commented that this is in contrast to Si nMOS results which show a 40% fall at low carrier densities. The authors attributed the difference to smaller disorder at the Si/SiGe heterointerface and a correspondingly higher carrier mobility (111 000 cm 2 V −1 s −1 at 4.1 × 10 11 cm −2 ) in the sample investigated.
Ismail et al [57] reported electron mobilities of 5.2 × 10 5 cm 2 V −1 s −1 at a carrier sheet density of 7 × 10 11 cm −2 and at 0.4 K, the highest value reported in strained Si layers of the type shown in figure 20 but grown on a 25% Ge relaxed SiGe alloy. A comparison of quantum lifetimes and conductivity mean free times suggested a mobility limited by the remote doping slab. Feenstra et al [29, 58] carried out a detailed analysis of the scattering mechanisms limiting the low-temperature mobilities in these structures. Using atomic force microscopy (AFM) they identified three possible sources of interface roughness scattering: (a) micron wavelength ( ) roughness known as cross hatch, which arises from misfit dislocation interactions which occur when the strain is relieved; (b) intermediate scale roughness near 100 nm believed to be associated with 3D growth; and (c) atomic scale roughness with correlation lengths of 1 nm-10 nm. They discarded (a) as not meeting the criterion k F ∼ 1 and obtained a reasonable description of a sample having the largest roughness amplitude (figure 22) by including both geometric roughness scattering and deformation potential scattering associated with the roughness related strain relaxation. The best samples would appear, however, to have mobilities limited by scattering from the remote doping slab. Ismail et al [59] reported a fall in mobility as the strained layer width was increased beyond a critical thickness (10 nm for growth on an x = 0.3 buffer layer). They attributed this to an increase in misfit dislocation density, and assumed that the dislocations produce strain fields which give rise to deformation potential scattering. Feenstra and Lutz [29] computed the carrier mobility on this basis and noted that the magnitude of the scattering potential is larger than the Fermi energy, so must be regarded as strong. They obtained reasonable agreement with experiment ( figure 23 ) for a linear dislocation density of ((l−8.5)/2.5) µm −1 where l is the thickness of the strained layer in nanometres. With misfit dislocations forming at the bottom interface the mobility increases again as the Si thickness and separation of the top interface from the dislocations increases.
At room temperature, phonon scattering is important. Valley splitting in the strained layer (see figure 21 ) very effectively suppresses f-phonon (90 • ) intervalley scattering, since the f-phonon energies are of approximately 0.05 eV as opposed to a typical valley splitting of 0.1-0.2 eV [60] . This leaves weak g-phonon (180
• ) scattering and deformation potential acoustic-phonon (intravalley) scattering in a twofold degenerate band of effective mass 0.2 m 0 . Miyata et al [61] After Sadek and Ismail [62] . [61] . The experimental results of Sadek and Ismail [62] (figure 24), confirm these predictions. Velocity overshoot effects giving peak velocities a factor of two greater than unstrained Si (figure 25), have been predicted by the Arizona State group [61] and have been used to explain the transconductance of 600 mS mm −1 at 77 K obtained by IBM in a 0.25 µm gate length Schottky gate depletion mode device [63] . The IBM group observed electron mobility values of 2600-3000 cm 2 V −1 s −1 in a remote doped structure at room temperature [1] -over a factor of two larger than the theoretical value for bulk Si. Si nMOS structures have even lower mobilities than the theoretical bulk value, 500 cm 2 V −1 s −1 being regarded as typical [3] . The IBM group demonstrated a 0.5 µm gate length Schottky gate enhancement mode transistor [64] , with a low gate leakage and a transconductance of 390 mS mm −1 at room temperature. This and a similar device (figure 26) previously realized by Daimler-Benz [65] have transconductances which are comparable to III-V MODFETs. Ismail et al [66] reported an f T value of 40 GHz and an f MAX value of 56 GHz in a 0.4 µm gate length Schottky gated MODFET. They noted that this is comparable to GaAs/AlGaAs HEMTs, with further improvements still possible.
Enhanced mobilities are also being obtained in Si/SiGe n-MOS, by Welser et al [67] , who have studied the effects of strain on room-temperature mobility. Their device and their results are shown in figures 27 and 28 respectively. The improvement in mobility as the germanium composition in the buffer layer is increased is attributed to a greater proportion of carriers in the low lying twofold degenerate valleys of low effective mass (see figure 21 ). 
Materials growth considerations
As discussed by Xie et al [68] , the surfaces of Si 0.5 Ge 0.5 epilayers grown under biaxial compressive strain have a greater tendency to roughen than those grown under biaxial tensile strain. This is shown in figure 29 , and is attributed to strain-induced lowering of surface step energies in the former case. We expect that this tendency to roughen will be a feature of all alloys under compressive strain. An AFM image of a typical alloy surface under biaxial compressive strain, due to Pidduck et al [69] , is shown in figure 30 . Increased growth temperature leads to a larger amplitude of undulation as can be seen in the cross sectional transmission electron microscopy (XTEM) image Figure 35 . Cross sectional high-resolution transmission electron microscopy (HRTEM) micrographs of (a) Ge islands on a Si(001) substrate grown by conventional MBE in which 24 monolayers of Ge were deposited at 300
• C and (b) layered structure of a Ge film grown on a Si(001) substrate with an H surfactant (under a H 2 pressure of 1 × 10 −4 Torr); all other growth conditions were the same as (a). After Sakai and Tatsumi [77] .
of figure 31 . A consideration of strain and surface energy equilibrium accounts nicely for these observations. The formation of surface hillocks provides a mechanism for strain relief which is opposed by the increase in surface energy and is a precursor to full 3D islanding which occurs at high degrees of lattice mismatch. The resulting elastic distortion of the lattice planes which is illustrated in figure 32 has several potential consequences, all of them undesirable. The ripple troughs are regions of increased strain which favour the nucleation of dislocations. An example of this, due to Albrecht et al [70] , is shown in figure 33 . The presence of dislocations is undesirable since it could lead to processing, leakage and reliability problems in a real device. Strain relaxation occurs over most of the volume of undulation and leads to an increased effective mass. It might also getter species which are responsible for the observed interface charge and be responsible for the alloy clustering reported by Kiehl and co-workers [18] (figure 34) since Ge would have a tendency to migrate to the peaks in the corregated growth front. The precipitate drop in their carrier mobility as Ge concentration is increased beyond 20% appears to coincide with the onset of clustering and this may possibly be explained by the fact that holes should be trapped in regions of high Ge concentration leading to increased carrier scattering [11] .
Surfactant or segregant [71] assisted growth, in which growth takes place in the presence of a third atomic species, for example Sb [72] , Bi [73] , or H [74] , is a promising approach to the improvement of Si/SiGe interface quality. The surfactant atoms saturate dangling bonds, lowering the surface energy, and therefore tend to float on top of the film. Growth then proceeds by a layer-by-layer mode at relatively high temperatures and 3D islanding is avoided, although the exact mechanism by which the surfactant alters the growth mode is still controversial. It has been suggested, for example, that the formation of 3D clusters is kinetically inhibited by the surfactant [75] . Surface energy anisotropy and its modification by the surfactant has also been suggested as an important Figure 36 . High-resolution SIMS profiles of 3 nm x = 0.2 alloy layers, grown with (on left) and without (on right) atomic hydrogen surfactant. 500 eV oxygen ions were used and the profiles on the left are SIMS limited. After Lambert et al [78] .
factor [76] . Figure 35(a) shows an example of the Ge islands which can form on a Si(100) substrate [77] . The same film grown in the presence of atomic hydrogen, figure 35(b) , is indicative of 2D layer-by-layer growth. A set of high-resolution secondary ion mass spectrometry (SIMS) measurements [78] has been used to demonstrate the effectiveness of atomic hydrogen in improving interface abruptness at the Si/SiGe heterointerface (figure 36). The authors explain their results in terms of the suppression of Ge segregation. Katayama et al [79] used coaxial impact collision ion spectroscopy (CAICISS) to demonstrate that both Ge segregation and 3D islanding are suppressed during [85] . The thin Si layer elastically deforms as the SiGe layer is deposited on it. In this way the SiGe layer is kept below the critical strain energy needed to nucleate dislocations in it while it is growing. After Schowalter [87] .
growth in the presence of Bi or Sb surfactants. These desirable outcomes may be accompanied by an increased microroughness [77] having a much smaller lateral extent (of the order ofångströms) than the 'hillocks' shown in figure 31 , or the 3D islands in figure 35 , but it might be possible to avoid this by special growth strategies [70] . Clearly, much work remains to be done in this exciting field.
A major challenge in the commercial realization of devices based on strained silicon channels and strained alloys of high germanium content is the realization of straintuning relaxed SiGe buffer layers of low defect density. Relaxation occurs by the nucleation of misfit dislocations at the buffer/silicon substrate interface. Many of the misfit dislocations will be terminated by threading dislocations. Ideally, the formation of misfit dislocations will be accompanied by the motion of these threading dislocations to the edge of the sample, where they disappear. If this does not happen they penetrate into the strained layer, adversely affecting device processing and performance. The threading dislocations are prevented from reaching the edge of the sample by interacting with other dislocation segments [80] . Interaction pinning events are much reduced by grading of the Ge composition, because then their associated misfit segments are distributed vertically throughout the structure [80] . This has proven to be a very effective way of reducing threading dislocation densities by three to four orders of magnitude, yielding well relaxed material with disloca- • C. The SIMS leading edge slope of nominally abrupt B profiles is given. Growth rates are indicated. After Parry et al [88] . have recently been obtained in a step graded x = 0.2 buffer layer [82] . However, all such relaxed material has a characteristic surface 'cross hatch' feature of around 1 µm periodicity and tens of nanometres in height, associated with interactions between misfit dislocations, and which would be incompatible with large-scale integration (LSI). An alternative approach is to grow buffer layers/devices on limited areas (mesas) of silicon [83] . This results in lower threading dislocation densities because of reduced dislocation nucleation within the small area, and because threading dislocations have to propagate much smaller distances to terminate at the edge of the mesa. Hammond et al [84] have recently combined limited area and graded composition to obtain evidence of very significant suppression of the misfit interactions and, crucially, produced surfaces free of cross hatch.
A third approach, which has been shown by Powell et al [85] and Tanner et al [86] to reduce threading dislocations, is one involving a compliant substrate [87] (figure 38). The top silicon layer of a silicon-on-insulator (SOI) wafer is thinned down to some tens of nanometres by etching or other means. It is then found that it deforms elastically when a lattice mismatched material such as SiGe is grown on it, allowing the SiGe to attain its bulk lattice constant. It appears that this is possible because the underlying oxide layer does not impede the expansion of the silicon. Such a process confers the additional benefits associated with SOI technology.
Finally, we turn to the need for p-and n-type doping in Si/SiGe FET device structures. Irrespective of the growth technique there will be a general requirement for good control of doping profiles, including possible quasidelta doping to control threshold voltage, punchthrough and supress conduction in overlying channels. The ability to produce very abrupt doped regions becomes paramount as lateral and vertical device dimensions shrink. Boron is the preferred p-type dopant in both chemical vapour deposition (CVD) and molecular beam epitaxy (MBE) growth, having a high solubility limit (∼10 21 cm −3 ). Profile control is limited by surface segregation effects which are very evident at higher doping levels (> 10 19 cm −3 ) and at higher growth temperatures (> 650
• C) in solid source (SS)-MBE (see figure 39 ) [88] . Boron segregation seems to be less of a problem in CVD growth although only limited studies have so far been undertaken. n-type doping in Si epitaxy of any variety is notoriously difficult, complicated by low solubility limits in the case of Sb, high surface segregation effects and, in the case of P-doping, strong memory doping effects. Some progress has recently been made using GaP as a dopant source in SS-MBE but much work is needed to fully characterize this method. The problem of Sb segregation can be overcome to a great extent in SS-MBE by the use of potential enhanced doping (PED) [89] , otherwise known as doping by secondary ion implantation (DSI) [90] . This technique relies on Si + ions generated during e-beam evaporation of silicon. The application of a negative substrate potential leads to higher incorporation levels of dopant, as illustrated in figure 40 , giving good profile control with doping levels approaching 10 19 cm −3 . The surface segregation of B and Sb under ordinary co-evaporation doping conditions has recently been investigated in detail by Nützel and Abstreihter [91] .
CMOS and other applications
SiGe FET devices offer the possibilities of increased speed, reduced high-and low-frequency noise, low operating voltage, low power consumption, and as such have potential for both analogue and digital applications. König and Dämbkes [92] predict that transit frequencies of up to 200 GHz or more might be possible if profits could be made from the velocity overshoot effects expected in these structures. Such performance figures offer the prospect of FET circuitry operation well into the gigahertz regime, as required, for example, in mobile communications. The relatively high mobilities as compared to bulk silicon down to low carrier sheet densities also suggest the possibility of high-frequency micropower applications in, for example, video circuitry.
Perhaps the most exciting of the possibilities is the incorporation of SiGe into CMOS technologies with its huge market. Armstrong et al [93] have proposed a Si/SiGe CMOS technology involving a planar design and avoiding inversion of the parasitic surface channel within the designed operating range ( figure 41 ). An n-type deltadoped layer is used to bend the energy band so as to avoid inversion of the low mobility surface channel. A p+poly silicon gate is used for each device and shallow trench isolation (STI) is used to avoid prolonged high-temperature processing which could give rise to strain relaxation and diffusion. Both devices operate in enhancement mode. The authors have carried out modelling for a channel length of 0.2 µm and an oxide thickness of 5 nm. They assumed lowfield mobilities of 2 500 cm 2 for SiGe HnMOS and HpMOS respectively, while assuming that the saturation velocities were equal to 10 7 cm s −1 , the value for bulk Si. Factors of 1.23 and 2.25 increases are predicted for nMOS and pMOS current drive respectively, with proportional increases in extrinsic transconductances (1.27 and 2.22). In addition the drain currents in the Si/SiGe devices saturate at low drain bias, 0.4 V for HnMOS and 0.8 V for HpMOS. This cuts down the active power consumption by up to a factor of three to four [62] . The high carrier mobilities in the HCMOS structure result in a 6.4 times improvement in power delay product at a stage delay of 28 ps for the unloaded case and a 4.6 times improvement at a delay of 55 ps for the loaded case. The minimum delay is 22 ps for a Si/SiGe CMOS operating at 1.5 V. The performance advantage, which derives largely from the increased current drive of the Si/SiGe pMOSFET. Finally, O'Neill and Antoniadis [94] have discussed an alternative approach to CMOS using dynamic logic, where the nodes are precharged by pchannel devices, and the overall circuit speed is determined by the pull down of the n-channel device; they found substantial improvements in performance using realistic values of n-and p-channel mobility.
Conclusions
Si/SiGe heterostructures offer room-temperature mobilities for both electrons and holes which are substantially in excess of those obtainable in n-and p-channel silicon MOSFETs, and performance advantages in important microelectronic technologies, particularly CMOS devices. However, full exploitation of this materials system demands improvements in materials and, in particular, heterointerface quality and the development of commercially viable strain-tuning buffer layers. In the opinion of the authors, these goals are eminently feasible.
